Direct neural-network hardware-implementation algorithm

Dinu, Andrei and Cirstea, Marcian N. and Cirstea, Silvia E. (2010) Direct neural-network hardware-implementation algorithm. IEEE Transactions on Industrial Electronics. ISSN 0278-0046

[img]
Preview
Text
Available under the following license: Creative Commons Attribution Non-commercial No Derivatives.

Download (310kB) | Preview

Abstract

An algorithm for compact neural network hardware implementation is presented, which exploits special properties of the Boolean functions describing the operation of artificial neurones with step activation function. The algorithm contains three steps: ANN mathematical model digitisation, conversion of the digitised model into a logic gate structure, and hardware optimisation by elimination of redundant logic gates. A set of C++ programs automates algorithm implementation, generating optimised VHDL code. This strategy bridges the gap between ANN design software and hardware design packages (Xilinx). Although the method is directly applicable only to neurones with step activation functions, it can be extended to sigmoidal functions.

Item Type: Journal Article
Additional Information: Citation: Dinu, A., Cirstea, M.N. and Cirstea, S.E., 2010. Direct neural-network hardware-implementation algorithm. IEEE Transactions on Industrial Electronics, 57(5), pp.1845-1848..
Faculty: Faculty of Science & Technology
Depositing User: Mr I Walker
Date Deposited: 18 Jul 2013 12:46
Last Modified: 07 Jul 2016 12:51
URI: http://arro.anglia.ac.uk/id/eprint/296333

Actions (login required)

Edit Item Edit Item